JPH0124992Y2 - - Google Patents
Info
- Publication number
- JPH0124992Y2 JPH0124992Y2 JP10178283U JP10178283U JPH0124992Y2 JP H0124992 Y2 JPH0124992 Y2 JP H0124992Y2 JP 10178283 U JP10178283 U JP 10178283U JP 10178283 U JP10178283 U JP 10178283U JP H0124992 Y2 JPH0124992 Y2 JP H0124992Y2
- Authority
- JP
- Japan
- Prior art keywords
- clock pulse
- output
- circuit
- clock
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Television Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10178283U JPS6011545U (ja) | 1983-06-30 | 1983-06-30 | デ−タサンプリングクロツク発生回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10178283U JPS6011545U (ja) | 1983-06-30 | 1983-06-30 | デ−タサンプリングクロツク発生回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6011545U JPS6011545U (ja) | 1985-01-26 |
JPH0124992Y2 true JPH0124992Y2 (en]) | 1989-07-27 |
Family
ID=30240209
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10178283U Granted JPS6011545U (ja) | 1983-06-30 | 1983-06-30 | デ−タサンプリングクロツク発生回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6011545U (en]) |
-
1983
- 1983-06-30 JP JP10178283U patent/JPS6011545U/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6011545U (ja) | 1985-01-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3982195A (en) | Method and apparatus for decoding diphase signals | |
US5025461A (en) | Method of and circuit arrangement for recovering a bit clock from a received digital communication signal | |
EP0125002A2 (en) | Programmable longitudinal time code generator utilizing a synchronous programmable parallel-to-serial data converter. | |
US6072370A (en) | Clock extraction circuit | |
JP2597239B2 (ja) | ディジタル位相同期ループ及び該ディジタル位相同期ループを具える受信機及びその制御方法 | |
US5671259A (en) | Clock recovery circuit | |
JPH0124992Y2 (en]) | ||
JPS6362144B2 (en]) | ||
JPS632511B2 (en]) | ||
JPH0158898B2 (en]) | ||
JP2613507B2 (ja) | クロック再生回路 | |
JPH0231553B2 (en]) | ||
JPS6258598B2 (en]) | ||
JP2859111B2 (ja) | クロック同期方法と装置 | |
JPS6362145B2 (en]) | ||
JPS58221536A (ja) | クロツクパルス発生装置 | |
JPH10308082A (ja) | データセパレータ | |
JPS6254271B2 (en]) | ||
JPS6365255B2 (en]) | ||
JPS5819055A (ja) | クロツク再生回路 | |
JPH07170500A (ja) | データサンプリング方法 | |
JPS635327Y2 (en]) | ||
JP3408131B2 (ja) | 水平同期信号検出回路 | |
JPS581387A (ja) | サンプリングクロツク再生回路 | |
JPS60174530A (ja) | デイジタル位相同期回路 |